90

NITHE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants John W. Rapp, Larry Jackson, Mark Jones, and Troy Cherasaro

Title:

PIPELINE ACCELERATOR FOR IMPROVED COMPUTING ARCHITECTURE AND RELATED SYSTEM AND METHOD

Serial Number:

10/683,929

Filing Date:

October 9, 2003

Examiner/Unit:

/ 2818

Attorney Docket No.:

1934-13-3

CERTIFICATE OF MAILING OR TRANSMISSION

I hereby certify that this correspondence is being deposited in the United States Postal Service as First Class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 13th day of February, 2007.

Signature

RULE 56 INFORMATION DISCLOSURE AND ACCOMPANYING SECTION 1.97(e) CERTIFICATION

TO THE COMMISSIONER FOR PATENTS:

In compliance with 37 CFR § 1.56 and § 1.97, Applicants acting by and through the attorney of record, hereby discloses patents and other documents listed on the attached Form PTO-1449 which may be considered relevant to the examination of the subject application.

A copy of the cited non-U.S. reference is enclosed.

Certification Under Section 1.97(e)

Each item of information contained in this Information Disclosure Statement was first cited in any communication from a foreign Patent Office in a counterpart foreign application not more than three months prior to the filing of this statement.

Respectfully submitted,

GRAYBEAL JACKSON HALEY LLP

Bryan A. Santarelli Atterney for Applicant Registration No. 37,560

155 - 108th Avenue NE, Ste. 350

Bellevue, WA 98004-5973

(425) 455-5575

PTO/SB/08b(08-03)

Approved for use through 07/31/2006. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

FEB 15 2007 Under the Paperwork Reduc ct of 1995, no persor e required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449B/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet of

Complete if Known			
Application Number	10/683,929		
Filing Date	October 9, 2003		
First Named Inventor	John W. Rapp		
Art Unit	2818		
Examiner Name			
Attorney Docket Number	1934-13-3		

NON PATENT LITERATURE DOCUMENTS					
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²		
		BAKSHI S; GAJSKI D D; "Partitioning and Pipelining for Performance-Constrained Hardware/Software Systems", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 7, NR. 4, PG. 419-432, (1999-12-00), XP000869229	_		
		,			

Examiner	Date	
Signature	Considered	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance

and not considered. Include copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 120 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.